



# The FlashCam Project

*A fully digital camera for future Cherenkov telescopes*

- FADC-based system
- Digital FADC/FPGA trigger
- GBit Ethernet front-end readout



**ETH**


Eidgenössische Technische Hochschule Zürich  
Swiss Federal Institute of Technology Zurich



University of  
Zurich<sup>UZH</sup>



AGH



University of  
**Leicester**




Speaker: Arno Gadola, Uni. Zurich




# FlashCam: Extensive Simulations ...

Simulations and measurements have shown: 250 MS/s digitization highly competitive  
**MC WP is starting to implement 250 MS/s digitization for cross-check**





Resolution above 250 MS/s approx. constant (simulation)

Comparison and confirmation of resolution at 2GS/s and 250 MS/s with measurements




Trigger topology-, time jitter-, NSB- and other studies



MPIK + Uni Zurich




# FADC-based front-end: **Baseline topology**






# FADC-based front-end: Features





# Camera Architecture





# Preamplifier

## Linear preamplifier

- two channels per PMT
- different gain for each channel to increase dynamic range
- 12-bit FADCs per PMT



## Nonlinear preamplifier



- **Only one amplifier** per PMT needed
- only one (12-bit) FADC per PMT
- Three approaches:
  - **op-amp in saturation**
  - transistor in saturation
  - nonlinearity of diode



# Saturation preamplifier: **baseline**

- ~0.1 to 3000 PE dynamic range
- Saturation starts at about 200 PE (~ 8 LSB / PE)
- Saturation is a documented feature

- Working on variable gain
- Baseline solution for parallel FADC demo board




Measurement of one event ( $f_s = 250 \text{ MS/s}$ , interpolated and smoothed)



# Transistor preamplifier: option I

MPIK + Uni Zurich



- ~0.1 to 3000 PE dynamic range
- Saturation starts at about 200 PE (adjustable through power supply voltage)
- First measurements done
- Cheap and low power (~15 mW/pixel)






# „Diode“ preamplifier: option II

- Nonlinear preamp simulated and tested in the lab
- More development needed






# Camera Architecture



## CATx cable for analogue signal transmission





- Signal transmission over CAT5/6 cable
- Test signal up to 125 MHz sine wave
- Attenuation 0.4 dB / m
- Tested with cable lengths up to 10 m
- 4 pixel signals per CAT5/6 cable



Cracow


## CATx cable and connector crosstalk



- CAT5 connectors tested
- Worst crosstalk between channel **2** and **3**
- Introduced mainly by the connector
- CAT6 and CAT6a will be tested soon
- Measured crosstalk over whole chain (preamp to FADC): 1% worst case, 0.5% typical




# Camera Architecture





# Parallel vs. Serial FADC to FPGA Data Transmission



## Parallel FADC interface

- Pin-intensive interface to FADC
- Cheap FPGA

## Serial FADC interface


- Pin-economical interface to FADC
- Expensive FPGA



# Serial FADC Demo Board

- 16 **serial** FADC channels
- 1Gb Ethernet readout
- Bit error measurements with internal FADC pseudorandom binary sequence generator  
⇒ no errors during 1 h @ 64 Gb/s
- JAVA PC application

⇒ All sub-circuits tested and ready for measurements




Cracow

31.25 MHz clock

4 x serial FADC


4 x interface to FADC driver



Ethernet



# Camera Architecture








# Preprocessed Trigger FPGA Layout

a) Digital majority / threshold (w/ or w/o neighbor)



b) Digital sum trigger




c) Sum of clipped signals trigger



And other algorithms  
(open to future ideas)

- Data reduction by software  $\Rightarrow$  flexible 'pre'-trigger
- Clipping can be switched on to suppress impact of after-pulsing
- First results have shown that FPGA meets the speed requirements
- Fine tuning of algorithm(s) ongoing
- Waiting for real hardware for implementation




07. April 2011 TS@IAAT

IAAT






# Camera Architecture






# Trigger Distribution





# Camera Architecture






# Trigger Pattern Optimization: Simulations

From low-level trigger patterns ...

... to higher-level pattern recognition

a) Digital majority / threshold  
(w/ or w/o neighbor)





b) Digital sum trigger



c) Sum of clipped signals trigger



300 GeV shower + 100 MHz NSB



E.g.: 7 pixel patch trigger:

- Individual patch sum
- Sum of adjacent pairs
- Sum of adjacent triplets
- Other trigger topologies

⇒ highly flexible and programmable trigger


And other algorithms (open to future ideas)

Uni Zurich




# Flexible Programmable Trigger

Patch triplets, clipped sum



E.g. 100 GeV shower:  
~2.3 higher effective area

Single telescope




preliminary

■ Digital majority  
■ Patch triplets, clipped sum

Uni Zurich




# Camera Architecture








# Parallel FADC Demo Board



- |                                       |   |
|---------------------------------------|---|
| 1 PMT pulse generator                 | 5 Analogue pulse before ADC                 |
| 2 Preamplifier board                  | 6 Demo board with 8 parallel FADCs and FPGA |
| 3 Analogue signal transmission (CAT5) | 7 Event transmission via LAN                |
| 4 ADC driver board                    | 8 Digitized pulse (4 ns / step)             |



# Parallel FADC Demo Board


A photograph of a laboratory setup. In the foreground, a green printed circuit board (PCB) is visible, which is the Parallel FADC Demo Board. It is connected to various cables and components. In the background, there are two oscilloscopes. The one on the left has a screen showing a waveform that looks like a sharp peak followed by a decay. The one on the right is also displaying a waveform. There are other electronic components and cables scattered around the setup.

Measurements and performance see talk:  
FlashCam performance





# Camera Architecture





# Clock Distribution


## Clock generation:

- Single 10 MHz clock generation per telescope  
⇒ eliminate need for array-wide clock distribution network
- Steered oscillator (PLL) using GPS 1pps signal compensating for oscillator aging and temperature effects
- Max. phase deviation to UTC  $\pm 15$  ns
- Max. frequency deviation  $1E-10$
- Cost effective: < 500 € per unit

Testing in progress. More results in Toulouse.

10 MHz oven oscillator


GPS timing receiver



Uni Zurich



# Camera Architecture




An alternative to the drawer concept?


Structure weight: 81 kg

Flat to flat: 2170 mm

FEM calculation: 180 kg load at 90° → **0.68 mm** sagging




Front view (without cones)









# Front-end mechanics



12 PMTs module  
~ 1.2 kg / module




147 modules, 1764 PMTs  
~ 180 kg (incl. electronics)



Uni Zurich



# Summary and Outlook



## Outlook

- 24 parallel FADCs demo board planned
- Extensive measurements with serial FADCs demo board
- Test and implementation of main trigger algorithms
- Further development and implementation of slow control concept
- Full camera electronics implementation (PDP module, crates etc.)




# Backup



# FADC-based front-end: Old topology

Photon detector plane:  
PMTs or SiPMTs  
and preamplifiers

2 channels per PMT  
AC coupling



FADC / FPGA based trigger and readout






# FADC-based front-end: **New topology**

Photon detector plane:  
PMTs or SiPMTs  
and preamplifiers


1 channel per PMT  
DC coupling



FADC / FPGA based trigger and readout




# So the overall Camera Architecture looks like





# FlashCam blockdiagram




\* distributed Trigger Option  
\* crate-based Trigger Option  
\*FOR TEST ONLY!



# Sector trigger blockdiagram

## CTA Trigger 8 channel



IAAT

07. April 2011 TS@IAAT



# Saturation preamplifier

Overdrive (AD8000 documentation)

MPIK + Uni Zurich

Overdrive caused by **too large input signal**




Figure 38. Input Overdrive

Ringing can be avoided  
with clipping diodes.

Overdrive caused by **amplification**






Figure 39. Output Overdrive

Saturation of output signal with defined recovery time.



# Serial FADC FlashCam Demo Board



Cracow





# Ethernet-Based Readout

Design parameters:

- readout window: 30 nsec
- Assume 1.5 Byte / pix / sample
- 2000 pixels
- $\leq 10$  kHz camera triggers


Dead time free

Sampling Frequency	Samples /event/pix	Data Rate
250 MS/s	10	<u>~400 MByte / s</u>
1 GS/s (hi, lo)	60	1.8 GByte / s
2 GS/s (hi, lo)	120	3.6 GByte / s

FPGA as  
Eth sender



Tested: 700 MByte/sec (loss free)






# CAT 5 for Analogue Signal Transmission


No plug inserted

CH1 to CH2




Date: 21-JAN-2011 12:37:43

CH1 to CH3




Date: 21-JAN-2011 12:38:30

CH1 to CH4




Date: 21-JAN-2011 12:40:12

CH2 to CH3 !!!




Date: 21-JAN-2011 12:42:00

CH2 to CH4



Date: 21-JAN-2011 12:44:55

CH3 to CH4



Date: 21-JAN-2011 12:46:35

Cracow







# CAT 5 for Analogue Signal Transmission

Naked plug inserted (no cable)


CH1 to CH2




**CH1 to CH3**




CH1 to CH4




**CH2 to CH3 !!!**




CH2 to CH4



**CH3 to CH4**



Cracow





**Flexible trigger** system, no separate hardware needed.  
Clipping can be switched on to suppress impact of afterpulsing.



# Clock and Trigger Distribution: Parallel

Leeds/Leicester



➔ CAT cables well suited for digital signal transmission at ~ 250 MS/s